


IMP-16™ INSTRUCTION GUIDE

1100 = 9620
0011 = TTY



NOTE: NUMBERS IN PARENTHESES DESIGNATE NUMBER OF LINES.

PUB. NO. 420056

NATIONAL SEMICONDUCTOR CORPORATION
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CALIFORNIA 95051

INSTRUCTION SET (NUMERICAL ORDER)

OP CODE BASE	MNEMONIC AND ASSEMBLER FORMAT	EXECUTION CYCLES	MEMORY CYCLES		COMMAND TYPE	FORMAT GROUP
			READ	WRITE		
0000	HALT	—				
0080	PUSHF	4	1	—	BASIC	8
0100	RTI [+IMMED]	5	1	—		8
0200	RTS [+IMMED]	4	1	—		8
0280	PULLF	5	1	—		8
0300	JSRP +IMMED	8	3	—		8
0380	JSRJ ADDRESS	4	1	—	EXTENDED	11
0400	RIN +IMMED	7	1	—	BASIC	8
0480	MPY ADDRESS [xrr]	106	1	—	EXTENDED	8
0490	DIV ADDRESS [xrr]	125 TO 122	3	—		9
		125 TO 159	3	—		9
04A0	DADD ADDRESS [xrr]	12	4	—		9
04B0	DSUB ADDRESS [xrr]	12	4	—		9
04C0	LLB/LRB/LDB ADDRESS [xrr]	20 (LEFT) 12 (RIGHT)	4	—		9
04D0	SLB/SRB/STB ADDRESS [xrr]	24 (LEFT) 17 (RIGHT)	4	1		9
0500	JMPP IMMED 4	7	3	—		10
0510	ISCAN	9 TO 80	1	—		10
0520	JINT SPADR	7	2	—		10
0600	ROUT +IMMED	7	1	—	BASIC	8
0700	SETST IMMED 4	17 TO 36	1	—	EXTENDED	10
0710	CLRST IMMED 4	17 TO 36	1	—		10
0720	SETBIT IMMED 4	15 TO 34	1	—		10
0730	CLRBIT IMMED 4	15 TO 34	1	—		10
0740	SKSTF IMMED 4	19 TO 39	1	—		10
0750	SKBIT IMMED 4	19 TO 39	1	—		10
0760	CMPBIT IMMED 4	15 TO 34	1	—		10
0800	SFLG IMMED 3, [+IMMED]	4	1	—	BASIC	7
0880	PFLG IMMED 3, [+IMMED]	4	1	—		7
1000	BOC IMMED 4, SPADR	4 OR 5	1	—		6
2000	JMP ADDRESS [xrr]	3	1	—		5
2400	JMP @ ADDRESS [xrr]	5	2	—		5
2800	JSR ADDRESS [xrr]	4	1	—		5
2C00	JSR @ ADDRESS [xrr]	6	2	—		5
3000	RADD SOURCE REGISTER, DESTINATION REGISTER	3	1	—		1
3080	RXCH SOURCE REGISTER, DESTINATION REGISTER	8	1	—		1
30B1	RCPY SOURCE REGISTER, DESTINATION REGISTER	6	1	—		1
30B1	NOP	6	1	—		1
30B2	RXOR SOURCE REGISTER, DESTINATION REGISTER	6	1	—		1
30B3	RAND SOURCE REGISTER, DESTINATION REGISTER	6	1	—		1
4000	PUSH REGISTER	3	1	—		3
4400	PULL REGISTER	3	1	—		3
4800	AISZ REGISTER, IMMED	4 OR 5	1	—		3
4C00	LI REGISTER, IMMED	3	1	—		3
5000	CAI REGISTER, IMMED	3	1	—		3
5400	XCHRS REGISTER	5	1	—		3
5800	ROL/ROR REGISTER, IMMED	4 + 3K	1	—		2
5C00	SHL/SHR REGISTER, IMMED	4 + 3K	1	—		2
6000	AND ACCUMULATOR, ADDRESS [xrr]	5	2	—		4
6800	OR ACCUMULATOR, ADDRESS [xrr]	5	2	—		4
7000	SKAZ ACCUMULATOR, ADDRESS [xrr]	6 OR 7	2	—		4
7800	ISZ ADDRESS [xrr]	7 OR 8	2	1		5
7C00	DSZ ADDRESS [xrr]	8 OR 9	2	1		5
8000	LD REGISTER, ADDRESS [xrr]	5	2	—		4
9000	LD REGISTER, @ ADDRESS [xrr]	5	3	—		4
A000	ST REGISTER, ADDRESS [xrr]	6	1	1		4
B000	ST REGISTER, @ ADDRESS [xrr]	8	2	1		4
C000	ADD REGISTER, ADDRESS [xrr]	5	2	—		4
D000	SUB REGISTER, ADDRESS [xrr]	5	2	—		4
E000	SKG REGISTER, ADDRESS [xrr]	8 OR 9	2	—		4
F000	SKNE REGISTER, ADDRESS [xrr]	6	2	—		4

IMP-16 ASSEMBLER ASSIGNMENT STATEMENTS

LABEL:	SYMBOL = EXPRESSION	: SYMBOL IS ASSIGNED VALUE : OF EXPRESSION
	. = 20	: SET LOCATION COUNTER TO 20
TABLE:	. = + 10	: RESERVE 10 LOCATIONS FOR : TABLE

ASSEMBLER DIRECTIVE STATEMENTS

ASSEMBLER FORMAT	FUNCTION
. TITLE SYMBOL [,STRING]	NAMES LOAD MODULE
. ASECT	SPECIFIES START OF ABSOLUTE SECTION
. BSECT	SPECIFIES START OF BASE SECTOR RELOCATABLE SECTION
. TSECT	SPECIFIES START OF TOP SECTOR RELOCATABLE SECTION
. END [ADDRESS]	PHYSICAL END OF SOURCE PROGRAM
. LIST IMMED	LISTING OUTPUT CONTROL
. SPACE IMMED	SPACE 'n' LINES IN OUTPUT LISTING
. PAGE [STRING]	OUTPUT LISTING TO TOP-OF-FORM
. WORD EXPRESSION [,EXPRESSION---]	16-BIT WORD DATA GENERATION
. ASCII STRING [,STRING---]	DATA GENERATION FOR CHARACTER STRINGS
. GLOBL SYMBOL [,SYMBOL---]	IDENTIFIES GLOBAL SYMBOLS
. LOCAL	ESTABLISHES NEW LOCAL SYMBOL REGION
. IF EXPRESSION	CONDITIONAL ASSEMBLY DIRECTIVES
. ELSE	CONDITIONAL ASSEMBLY DIRECTIVES
. ENDF	CONDITIONAL ASSEMBLY DIRECTIVES
. FORM	FIELD SPECIFICATION
. EXTD SYMBOL, EXP [,EXP], ...	ALLOWS EXTENDED INSTRUCTION SET TO BE USED IN ASSEMBLY

NOTATION USED IN INSTRUCTION DESCRIPTIONS

NOTATION	MEANING
ACr	DENOTES SPECIFIC WORKING REGISTER (AC0, AC1, AC2, OR AC3) WHERE 'r' IS NUMBER OF ACCUMULATOR REFERENCED IN INSTRUCTION.
AR	DENOTES ADDRESS REGISTER USED FOR ADDRESSING MEMORY OR PERIPHERAL DEVICES.
cc	DENOTES 4-BIT CONDITION CODE VALUE FOR CONDITIONAL BRANCH INSTRUCTIONS.
ctl	DENOTES 7-BIT CONTROL-FIELD VALUE FOR FLAG, INPUT/OUTPUT, AND MISCELLANEOUS INSTRUCTIONS.
CY	INDICATES THAT CARRY FLAG IS SET IF THERE IS CARRY DUE TO INSTRUCTION (EITHER ADDITION OR SUBTRACTION).
disp	STANDS FOR DISPLACEMENT VALUE AND REPRESENTS OPERAND IN NONMEMORY REFERENCE INSTRUCTION OR ADDRESS FIELD IN MEMORY REFERENCE INSTRUCTION. IT IS 8-BIT, SIGNED TWOS-COMPLEMENT NUMBER EXCEPT WHEN BASE PAGE IS REFERENCED; IN LATTER CASE, IT IS UNSIGNED.

NOTATION USED IN INSTRUCTION DESCRIPTIONS (con't.)

NOTATION	MEANING
dr	DENOTES NUMBER OF DESTINATION WORKING REGISTER THAT IS SPECIFIED IN INSTRUCTION-WORD FIELD. WORKING REGISTER IS LIMITED TO ONE OF FOUR: AC0, AC1, AC2, OR AC3.
EA	DENOTES EFFECTIVE ADDRESS SPECIFIED BY INSTRUCTION DIRECTLY, INDIRECTLY, OR BY INDEXING. CONTENTS OF EFFECTIVE ADDRESS ARE USED DURING EXECUTION OF INSTRUCTION.
fc	DENOTES NUMBER OF REFERENCED FLAG.
INTEN	DENOTES INTERRUPT ENABLE CONTROL FLAG.
IOREG	DENOTES INPUT/OUTPUT REGISTER IN PERIPHERAL DEVICE.
L	DENOTES 1-BIT LINK (L) FLAG.
OV	INDICATES THAT OVERFLOW FLAG IS SET IF THERE IS OVERFLOW DUE TO INSTRUCTION (EITHER ADDITION OR SUBTRACTION).
PC	DENOTES PROGRAM COUNTER. DURING ADDRESS FORMATION, IT IS INCREMENTED BY 1 TO CONTAIN ADDRESS 1 GREATER THAN THAT OF INSTRUCTION BEING EXECUTED.
r	DENOTES NUMBER OF WORKING REGISTER THAT IS SPECIFIED IN INSTRUCTION-WORD FIELD. WORKING REGISTER IS LIMITED TO ONE OF FOUR: AC0, AC1, AC2, OR AC3.
SEL	DENOTES SELECT CONTROL FLAG. IT IS USED TO SELECT CARRY OR OVERFLOW FOR OUTPUT ON CARRY AND OVERFLOW (CYOV) LINE OF CPU AND TO INCLUDE LINK BIT (L) IN SHIFT OPERATIONS.
SPADR	SPECIAL ADDRESS.
STK	TOP WORD OF STACK.
sr	DENOTES NUMBER OF SOURCE WORKING REGISTER THAT IS SPECIFIED IN INSTRUCTION-WORD FIELD. WORKING REGISTER IS LIMITED TO ONE OF FOUR: AC0, AC1, AC2, OR AC3.
xr	WHEN NOT ZERO, THIS VALUE DESIGNATES NUMBER OF REGISTER TO BE USED IN INDEXED AND RELATIVE MEMORY-ADDRESSING MODES.
()	DENOTES CONTENTS OF ITEM WITHIN PARENTHESES. (AC) IS READ AS "THE CONTENTS OF AC;" (EA) IS READ AS "THE CONTENTS OF EA."
[]	DENOTES OPTIONAL ENTRY.
~	INDICATES LOGICAL COMPLEMENT (ONES-COMPLEMENT) OF VALUE ON RIGHT-HAND SIDE OF ~.
→	MEANS "REPLACES."
←	MEANS "IS REPLACED BY."
@	APPEARING IN OPERAND FIELD OF INSTRUCTION, DENOTES INDIRECT ADDRESSING.
^	DENOTES AND OPERATION.
v	DENOTES OR OPERATION.
∇	DENOTES EXCLUSIVE OR OPERATION.

BASIC INSTRUCTION SET

1. REGISTER TO REGISTER							DATA MOVEMENT				
Op	sr	dr	Op	Not Used	Op						
MNEMONIC	OPERATION		EQUATION			OP CODE BASE	BASE CODE MODIFIER			REMARKS	
RADD	REGISTER ADD		$(ACdr) \leftarrow (ACsr) + (ACdr), OV, CY$			3000	OP CODE = BASE + sr + dr	sr	dr	REGISTER	
RXCH	REGISTER EXCHANGE		$(ACsr) \leftarrow (ACdr), (ACdr) \leftarrow (ACsr)$			3080		0000	0000	AC0	
RCPY	REGISTER COPY		$(ACdr) \leftarrow (ACsr)$			3081		0400	0100	AC1	
RXOR	REGISTER EXCLUSIVE OR		$(ACdr) \leftarrow (ACdr) \nabla (ACsr)$			3082		0800	0200	AC2	
RAND	REGISTER AND		$(ACdr) \leftarrow (ACdr) \wedge (ACsr)$			3083		0C00	0300	AC3	
NOP	NO OPERATION					3081				SIMULATED RCPY COMMAND WHERE dr = 0, sr = 0	

2. REGISTER REFERENCE				SHIFT/ROTATE					
Op	r	disp							
MNEMONIC	OPERATION		EQUATION		OP CODE BASE	BASE CODE MODIFIER		REMARKS	
			SEL = 0	SEL = 1					
ROL	ROTATE LEFT (disp > 0)		$(ACr0) \leftarrow (ACr15)$ $(ACrn) \leftarrow (ACrn-1)$	$(ACr0) \leftarrow (L)$ $(L) \leftarrow (ACr15)$ $(ACrn) \leftarrow (ACrn-1)$	5800	OP CODE = BASE + r + disp	r 0000 0100 0200 0300	REGISTER AC0 AC1 AC2 AC3	disp IS UNSIGNED WHEN USED IN ASSEMBLER LANGUAGE FORMAT.
ROR	ROTATE RIGHT (disp < 0)		$(ACr15) \leftarrow (ACr0)$ $(ACrn) \leftarrow (ACrn+1)$	$(ACr15) \leftarrow (L)$ $(L) \leftarrow (ACr0)$ $(ACrn) \leftarrow (ACrn+1)$	5800	OP CODE = BASE + r + disp	r 0000 0100 0200 0300	REGISTER AC0 AC1 AC2 AC3	disp IS UNSIGNED WHEN USED IN ASSEMBLER LANGUAGE FORMAT.
SHL	SHIFT LEFT (disp > 0)		$(ACrn) \leftarrow (ACrn-1)$ $(ACr0) \leftarrow 0$	$(L) \leftarrow (ACr15)$ $(ACrn) \leftarrow (ACrn-1)$ $(ACr0) \leftarrow 0$	5C00	OP CODE = BASE + r + disp	r 0000 0100 0200 0300	REGISTER AC0 AC1 AC2 AC3	disp IS UNSIGNED WHEN USED IN ASSEMBLER LANGUAGE FORMAT.
SHR	SHIFT RIGHT (disp < 0)		$(ACr15) \leftarrow 0$ $(ACrn) \leftarrow (ACrn+1)$	$(L) \leftarrow 0$ $(ACr15) \leftarrow (L)$ $(ACrn) \leftarrow (ACrn+1)$	5C00	OP CODE = BASE + r + disp	r 0000 0100 0200 0300	REGISTER AC0 AC1 AC2 AC3	disp IS UNSIGNED WHEN USED IN ASSEMBLER LANGUAGE FORMAT.

BASIC INSTRUCTION SET

3. REGISTER REFERENCE										STACK IMMEDIATE	
Op		r		disp							
MNEMONIC	OPERATION	EQUATION	OP CODE BASE	BASE CODE MODIFIER	REGISTER		REMARKS				
AISZ	ADD IMMEDIATE SKIP IF ZERO	$(ACr) \leftarrow (ACr) + \text{disp}, OV, CY$ IF NEW $(ACr) = 0, (PC) \leftarrow (PC) + 1$	4800	OP CODE = BASE + r + disp	r	REGISTER					
LI	LOAD IMMEDIATE	$(ACr) \leftarrow \text{disp}$	4C00		0000	AC0					
CAI	COMPLEMENT ADD IMMEDIATE	$(ACr) \leftarrow \sim (ACr) + \text{disp}$	5000		0100	AC1					
PUSH	PUSH ONTO STACK	$(STK) \leftarrow (ACr)$	4000		0200	AC2					
PULL	PULL FROM STACK	$(ACr) \leftarrow (STK)$	4400		0300	AC3					
XCHRS	EXCHANGE REGISTER AND STACK	$(STK) \leftarrow (ACr), (ACr) \leftarrow (STK)$	5400								

4. MEMORY REFERENCE										LOGIC SKIP REG./MEM. DATA MOVEMENT ARITHMETIC	
Op		r		xr		disp					
MNEMONIC	OPERATION	EQUATION	OP CODE BASE	BASE CODE MODIFIER	REGISTER		REMARKS				
LD	LOAD DIRECT	$(ACr) \leftarrow (EA)$	8000	OP CODE = BASE + r + xr + disp	r	REGISTER	FOR AND, OR, SKAZ, ONLY REGISTERS AC0 AND AC1 MAY BE USED.				
LD	LOAD INDIRECT	$(ACr) \leftarrow ((EA))$	9000		0000	AC0					
ST	STORE DIRECT	$(EA) \leftarrow (ACr)$	A000		0400	AC1					
ST	STORE INDIRECT	$((EA)) \leftarrow (ACr)$	8000		0800	AC2					
ADD	ADD	$(ACr) \leftarrow (ACr) + (EA), OV, CY$	C000		0C00	AC3					
SUB	SUBTRACT	$(ACr) \leftarrow (ACr) + \sim (EA) + 1, OV, CY$	D000								
SKG	SKIP IF GREATER	IF $(ACr) > (EA), (PC) \leftarrow (PC) + 1$	E000								
SKNE	SKIP IF NOT EQUAL	IF $(ACr) \neq (EA), (PC) \leftarrow (PC) + 1$	F000								
AND	LOGICAL AND	$(ACr) \leftarrow (ACr) \wedge (EA)$	6000								
OR	LOGICAL OR	$(ACr) \leftarrow (ACr) \vee (EA)$	6800								
SKAZ	SKIP IF AND IS ZERO	IF $(ACr) \wedge (EA) = 0, (PC) \leftarrow (PC) + 1$	7000		xr	ADDRESSING TECHNIQUE					
					0000	BASE SECTOR					
					0100	PC RELATIVE					
					0200	INDEXED-AC2					
					0300	INDEXED-AC3					

5. MEMORY REFERENCE										JUMP INCREMENT DECREMENT	
Op		xr		disp							
MNEMONIC	OPERATION	EQUATION	OP CODE BASE	BASE CODE MODIFIER	REGISTER		REMARKS				
JMP	JUMP DIRECT	$(PC) \leftarrow EA$	2000	OP CODE = BASE + xr + disp							
JMP	JUMP INDIRECT	$(PC) \leftarrow (EA)$	2400		xr	ADDRESSING TECHNIQUE					
JSR	JUMP SUBROUTINE DIRECT	$(STK) \leftarrow (PC), (PC) \leftarrow EA$	2800		0000	BASE SECTOR					
JSR	JUMP SUBROUTINE INDIRECT	$(STK) \leftarrow (PC), (PC) \leftarrow (EA)$	2C00		0100	PC RELATIVE					
ISZ	INCREMENT SKIP IF ZERO	$(EA) \leftarrow (EA) + 1, \text{IF } (EA) = 0, (PC) \leftarrow (PC) + 1$	7800		0200	INDEXED-AC2					
DSZ	DECREMENT SKIP IF ZERO	$(EA) \leftarrow (EA) - 1, \text{IF } (EA) = 0, (PC) \leftarrow (PC) + 1$	7C00		0300	INDEXED-AC3					

BASIC INSTRUCTION SET

6. BRANCH				BRANCH ON CONDITION			
Op		cc		disp			
MNEMONIC	OPERATION	EQUATION					
BOC	BRANCH ON CONDITION	IF cc TRUE, (PC) ← (PC) + disp					

OP CODE BASE	BASE CODE MODIFIER										REMARKS
1000	OP CODE = BASE + cc + disp	cc	0000	0100	0200	0300	0400	0500	0600	0700	IN CY/OV, IF SELECT FLAG (SEL) IS SET, OVERFLOW IS TESTED; IF RESET, CARRY IS TESTED.
		16L	INT	RO=0	RO>0	BIT0=1	BIT1=1	RO=0	CPINT	START	
		16C	INT	RO=0	RO>0	BIT0=1	BIT1=1	RO=0	CPINT	START	
		cc	0800	0900	0A00	0B00	0C00	0D00	0E00	0F00	
16L	STFL	INEN	CY/OV	RO<0	POA	SEL	USER	USER	USER		
16C	STFL	INEN	CY/OV	RO<0	USER	USER	USER	USER			

7. CONTROL FLAGS				SET FLAG PULSE FLAG			
Op1		fc	Op2	ctl			
MNEMONIC	OPERATION	EQUATION					
SFLG PFLG	SET FLAG PULSE FLAG	FC SET, (AR) ← ctl FC PULSED, (AR) ← ctl					

OP CODE BASE	BASE CODE MODIFIER										REMARKS
0800 0880	OP CODE = BASE + fc + ctl	FLAG	8	9	10	11	12	13	14	15	CONTENTS OF AR ARE REPLACED BY ctl. FLAGS 0-7 USED BY PRO- CESSOR ONLY.
fc		0000	0100	0200	0300	0400	0500	0600	0700		

8. I/O AND MISCELLANEOUS				INPUT/OUTPUT MISCELLANEOUS			
Op		ctl					
MNEMONIC	OPERATION	EQUATION					
RIN ROUT JSRI RTS RTI PUSHF PULLF HALT	REGISTER IN REGISTER OUT JUMP TO SUBROUTINE IMPLIED RETURN FROM SUBROUTINE RETURN FROM INTERRUPT PUSH STATUS FLAGS ONTO STACK PULL STATUS FLAGS FROM STACK HALT	(AR) ← ctl + (AC3), (AC0) ← ((OREG) (AR) ← ctl + (AC3), ((OREG) ← (AC0) (STK) ← (PC), (PC) ← FF80 + ctl (PC) ← (STK) + ctl (PC) ← (STK) + ctl, INTEN ← 1 (STK) ← (STATUS FLAGS) (STATUS FLAGS) ← (STK)					

OP CODE BASE	BASE CODE MODIFIER										REMARKS
0400 0600 0380 0200 0100 0080 0280 0000	OP CODE = BASE + ctl										CONTENTS OF AR ARE REPLACED BY ctl.

EXTENDED INSTRUCTION SET

9. MEMORY REFERENCE				ARITHMETIC LOAD STORE	
Op		xr	Op	Not Used	disp
MNEMONIC	OPERATION	EQUATION			
MPY	MULTIPLY	$(AC0), (AC1) \leftarrow (AC1) * (EA), SEL \leftarrow 0, L$ UNALTERED			
DIV	DIVIDE	$(AC0), (AC1) \leftarrow (AC0), (AC1) \div (EA), OV, SEL \leftarrow 0, L$ UNALTERED			
DADD	DOUBLE PRECISION ADD	$(AC0), (AC1) \leftarrow (AC0), (AC1) + (EA), (EA) + 1, OV, SEL \leftarrow 0, CY$			
DSUB	DOUBLE PRECISION SUBTRACT	$(AC0), (AC1) \leftarrow (AC0), (AC1) + \sim((EA), (EA) + 1) + 1, OV, CY, SEL \leftarrow 0$			
LDB LLB LRB	LOAD BYTE LOAD LEFT BYTE LOAD RIGHT BYTE	$(LOW\ ORDER\ BYTE\ AC0) \leftarrow BYTE\ FROM\ (EA \div 2), SEL \leftarrow 0$			
STB SLB SRB	STORE BYTE STORE LEFT BYTE STORE RIGHT BYTE	$BYTE\ TO\ (EA \div 2) \leftarrow (LOW\ ORDER\ BYTE\ OF\ AC0), SEL \leftarrow 0$			

10. BIT AND STATUS FLAGS			BIT STATUS FLAG
Op1		Op2	disp
MNEMONIC	OPERATION	EQUATION	
SETST CLRST SKSTF SETBIT CLRBIT CMPBIT SKBIT ISCAN	SET STATUS FLAG CLEAR STATUS FLAG SKIP IF STATUS FLAG TRUE SET BIT CLEAR BIT COMPLEMENT BIT SKIP IF BIT TRUE INTERRUPT SCAN	$STATUS\ FLAG\ (disp) \leftarrow 1, SEL \leftarrow 0$ $STATUS\ FLAG\ (disp) \leftarrow 0, SEL \leftarrow 0$ $IF\ STATUS\ FLAG\ (disp) = 1, (PC) \leftarrow (PC) + 1$ $(AC0disp) \leftarrow 1, SEL \leftarrow 0$ $(AC0disp) \leftarrow 0, SEL \leftarrow 0$ $(AC0disp) \leftarrow \sim (AC0disp), SEL \leftarrow 0$ $IF\ (AC0disp) \leftarrow 1, (PC) \leftarrow (PC) + 1, SEL \leftarrow 0$ $IF\ AC1 = 0, SEL \leftarrow 0$ $ELSE\ SEL \leftarrow 0$ $(AC1) \leftarrow (SHIFT\ AC1\ RIGHT\ UNTIL\ 1\ SHIFTED\ OUT)$ $(AC2) \leftarrow (AC2) + NUMBER\ OF\ SHIFTS$ $(PC) \leftarrow (PC) + 1$ $(STK) \leftarrow (PC); (PC) \leftarrow (120_{16} + disp)$ $INTEN \leftarrow 0$ $(PC) \leftarrow (100_{16} + disp)$	
JINT	JUMP TO LEVEL 0 INTERRUPT INDIRECT		
JMPP	JUMP THROUGH POINTER		

11. JUMP THROUGH POINTER		JUMP THROUGH POINTER	
Op		Op	disp
MNEMONIC	OPERATION	EQUATION	
JSRP	JUMP TO SUBROUTINE THROUGH POINTER	$(STK) \leftarrow (PC), (PC) \leftarrow (100_{16} + disp)$	

OP CODE BASE	BASE CODE MODIFIER		REMARKS
0480	OP CODE = BASE \vee xr + disp	xr	AC0 AND AC1 WORKING REGISTERS—32-BIT ANSWER
0490		0000 DIRECT	
04A0		0100 PC RELATIVE	
		0200 INDEXED-AC2	
04B0		0300 INDEXED-AC3	
04C0	OP CODE (WORD 1) = BASE + xr		IF LOW ORDER BIT OF EA IS 1, LOW ORDER BYTE IS LOADED. OTHERWISE, HIGH BYTE IS LOADED. LLB, SLB FORCES LSB TO 0. LRB, SRB FORCES LSB TO 1.
04D0	OP CODE (WORD 2) = EA X 2		

OP CODE BASE	BASE CODE MODIFIER		REMARKS
0700	OP CODE = BASE + disp	disp	0 \div disp = 15
0710		00 THRU 12	
0740		00 THRU 13	
0720		00 THRU 14	
0730		00 THRU 15	
0760			
0750			
0510			
0520			
0500			

OP CODE BASE	BASE CODE MODIFIER	REMARKS
0300	OP CODE = BASE + disp	

INSTRUCTION SET (ALPHABETICAL ORDER)

MNEMONIC AND ASSEMBLER FORMAT			OP CODE BASE	EXECUTION CYCLES		MEMORY CYCLES		COMMAND TYPE	FORMAT GROUP
				READ	WRITE	READ	WRITE		
ADD	REGISTER, ADDRESS [(x)r]	C000	2	—	BASIC ↓ EXTENDED ↓ BASIC ↓ EXTENDED ↓ EXTENDED ↓ BASIC	4	4		
AISZ	REGISTER, IMMED	4800	1	—		3	3		
AND	ACCUMULATOR, ADDRESS [(x)r]	6000	2	—		5	6		
BOC	IMMED 4, SPADR	1000	1	—		4	3		
CAI	REGISTER, IMMED	5000	3	—		1	10		
CLRBIT	IMMED 4	0730	1	—		1	10		
CLRST	IMMED 4	0710	1	—		1	10		
CMPIBIT	IMMED 4	0760	1	—		1	9		
DADD	ADDRESS [(x)r]	04A0	4	—		12	9		
DIV	ADDRESS [(x)r]	0490	3	—		125 TO 159	9		
DSUB	ADDRESS [(x)r]	0480	4	—	4	9			
DSZ	ADDRESS [(x)r]	7C00	2	1	8 OR 9	5			
HALT		—	1	—	—	8			
ISCAN		0510	1	—	9 TO 80	10			
ISZ	ADDRESS [(x)r]	7800	2	1	7 OR 8	5			
JINT	SPADR	0520	7	—	2	10			
JMP	ADDRESS [(x)r]	2000	3	—	2	5			
JMP	@ ADDRESS [(x)r]	2400	5	—	5	5			
JMPP	IMMED 4	0500	7	—	3	5			
JSR	ADDRESS [(x)r]	2800	6	—	4	10			
JSR	@ ADDRESS [(x)r]	2C00	4	—	2	5			
JSR1	ADDRESS	0380	8	—	3	8			
JSRP	+IMMED	0300	5	—	2	11			
LD	REGISTER, ADDRESS [(x)r]	8000	5	—	3	4			
LD	REGISTER, @ ADDRESS [(x)r]	9000	5	—	2	4			
LI	REGISTER, IMMED	4C00	3	—	1	3			
LLB/LRB/LDB	ADDRESS [(x)r]	04C0	20 (LEFT) 12 (RIGHT)	—	4	—			
MPY	ADDRESS [(x)r]	0480	106 TO 122	—	3	—			
NOP		3081	6	—	1	9			
OR	ACCUMULATOR, ADDRESS [(x)r]	6800	5	—	2	4			
PFLG	IMMED 3, [+IMMED]	0880	4	—	1	7			
PULL	REGISTER	4400	3	—	1	3			
PULLF		0280	5	—	1	8			
PUSH	REGISTER	4000	3	—	1	3			
PUSHF		0080	4	—	1	8			
RADD	SOURCE REGISTER, DESTINATION REGISTER	3000	3	—	1	1			
RAND	SOURCE REGISTER, DESTINATION REGISTER	3083	6	—	1	1			
RCPY	SOURCE REGISTER, DESTINATION REGISTER	3081	6	—	1	1			
RIN	+IMMED	0400	7	—	1	8			
ROL/ROR	REGISTER, IMMED	5800	4 + 3K	—	1	2			
ROUT	+IMMED	0600	1	—	—	8			
RTI	[+IMMED]	0100	5	—	1	8			
RTS	[+IMMED]	0200	4	—	1	8			
RXCH	SOURCE REGISTER, DESTINATION REGISTER	3080	8	—	1	1			
RXOR	SOURCE REGISTER, DESTINATION REGISTER	3082	6	—	1	1			
SETBIT	IMMED 4	0720	15 TO 34	—	1	10			
SETST	IMMED 4	0700	17 TO 36	—	1	10			
SFLG	IMMED 3, [+IMMED]	0800	4	—	1	7			
SHL/SHR	REGISTER, IMMED	5C00	4 + 3K	—	2	2			
SKAZ	ACCUMULATOR, ADDRESS [(x)r]	7000	6 OR 7	—	1	4			
SKBIT	IMMED 4	0750	19 TO 39	—	2	10			
SKG	REGISTER, ADDRESS [(x)r]	E000	8 OR 9	—	2	4			
SKNE	REGISTER, ADDRESS [(x)r]	F000	6	—	2	4			
SKSTF	IMMED 4	0740	19 TO 39	—	1	10			
SLB/SRB/STB	ADDRESS [(x)r]	04C0	24 (LEFT) 17 (RIGHT)	—	4	9			
ST	REGISTER, ADDRESS [(x)r]	A000	6	1	1	9			
ST	REGISTER, @ ADDRESS [(x)r]	B000	8	2	1	4			
SUB	REGISTER, ADDRESS [(x)r]	D000	5	—	2	4			
XCHRS	REGISTER	5400	5	—	1	3			

ASCII/HEX CONVERSION TABLE

CHARACTER	7-BIT HEX NO.	CHARACTER	7-BIT HEX NO.	CHARACTER	7-BIT HEX NO.	CHARACTER	7-BIT HEX NO.
NUL	00		21	B	42	c	63
SOH	01	"	22	C	43	d	64
STX	02	#	23	D	44	e	65
ETX	03	\$	24	E	45	f	66
EOT	04	%	25	F	46	g	67
ENQ	05	&	26	G	47	h	68
ACK	06	'	27	H	48	i	69
BEL	07	(28	I	49	j	6A
BS	08)	29	J	4A	k	6B
HT	09	*	2A	K	4B	l	6C
LF	0A	+	2B	L	4C	m	6D
VT	0B	,	2C	M	4D	n	6E
FF	0C	-	2D	N	4E	o	6F
CR	0D	.	2E	O	4F	p	70
SO	0E	/	2F	P	50	q	71
SI	0F	0	30	Q	51	r	72
DLE	10	1	31	R	52	s	73
DC1	11	2	32	S	53	t	74
DC2	12	3	33	T	54	u	75
DC3	13	4	34	U	55	v	76
DC4	14	5	35	V	56	w	77
NAK	15	6	36	W	57	x	78
SYN	16	7	37	X	58	y	79
ETB	17	8	38	Y	59	z	7A
CAN	18	9	39	Z	5A		7B
EM	19	:	3A	[5B	ALT	7D
SUB	1A	;	3B	\	5C	ESC	7E
ESC	1B	<	3C]	5D	DEL, RUBOUT	7F
FS	1C	=	3D	↑	5E		
GS	1D	>	3E	←	5F		
RS	1E	?	3F	,	60		
US	1F	@	40	a	61		
SP	20	A	41	b	62		

497 85-16

CHARACTER	DEFINITION
NUL	NULL
SOH	START OF HEADING; ALSO START OF MESSAGE
STX	START OF TEXT; ALSO EOA, END OF ADDRESS
ETX	END OF TEXT; ALSO EOM, END OF MESSAGE
EOT	END OF TRANSMISSION (END)
ENQ	ENQUIRY (ENQRY); ALSO WRU
ACK	ACKNOWLEDGE. ALSO RU
BEL	RINGS THE BELL
BS	BACKSPACE
HT	HORIZONTAL TAB
LF	LINE FEED OR LINE SPACE (NEW LINE); ADVANCES PAPER TO NEXT LINE
VT	BEGINNING OF LINE
FF	VERTICAL TAB (VTAB)
CR	FORM FEED TO TOP OF NEXT PAGE (PAGE)
	CARRIAGE RETURN TO

CHARACTER	DEFINITION
SO	SHIFT OUT
SI	SHIFT IN
DLE	DATA LINK ESCAPE
DC1	DEVICE CONTROL 1
DC2	DEVICE CONTROL 2
DC3	DEVICE CONTROL 3
DC4	DEVICE CONTROL 4
NAK	NEGATIVE ACKNOWLEDGE
SYN	SYNCHRONOUS IDLE (SYNC)
ETB	END OF TRANSMISSION BLOCK
CAN	CANCEL (CANCL)
EM	END OF MEDIUM
SUB	SUBSTITUTE
ESC	ESCAPE. PREFIX
FS	FILE SEPARATOR
GS	GROUP SEPARATOR
RS	RECORD SEPARATOR
US	UNIT SEPARATOR
SP	SPACE